Leveraging hardware QoS to control contention in the Xilinx Zynq UltraScale+ MPSoC

1. Serrano-Cases, A.
2. Reina, J.M.
3. Abella, J.
4. Mezzetti, E.
5. Cazorla, F.J.